Ultra Low Voltage Subthreshold Circuit Design
نویسندگان
چکیده
منابع مشابه
Voltage Reference Circuit Consisting of Subthreshold MOSFETs
A low-power CMOS voltage reference was developed using a 0.35 m standard CMOS process technology. The device consists of MOSFET circuits operated in the subthreshold region and uses no resistors. It generates two voltages having opposite temperature coefficients and adds them to produce an output voltage with a near-zero temperature coefficient. The resulting voltage is equal to the extrapolate...
متن کاملUltra-Low-Power Digital Circuit Design
Subthreshold source-coupled logic (STSCL) is a logic family that contains a constant bias current in each logic gate. Logic operation is based on the steering of this current towards one of two load resistors using subthreshold dierential pairs. STSCL was proposed for its low power consumption due to the small voltage signal swing, as well its suitability for congurable circuits. In this work, ...
متن کاملDesign Strategies for Ultra-Low Voltage Circuits
Energy efficiency is an emerging metric for the quality of integrated circuit designs. Applications ranging from wireless sensor networks to RFID tags to embedded microprocessors require extremely low power consumption to maintain good battery life. We advocate the use of aggressively scaled supply voltages in such applications to maximize energy efficiency. This paper reviews our recent progre...
متن کاملA Review on Ultra Low Power Design Technique: Subthreshold Logic
Rapid increases in chip complexity, increasingly faster clocks and proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a system determines its heat dissipation as well as battery life. For some digital systems, power consumption has become the most critical design constraint. To satisfy the low power requirement one o...
متن کاملLow-voltage Highly-linear Transconductor Design in Subthreshold Cmos
We present four circuits implemented in subthreshold CMOS which greatly increase the linear range over the basic di erential pair. These circuits are appropriate for low voltage applications since there is no stacking of saturated transistors. The rst circuit topology employs multiple asymmetric di erential pairs. The second is a symmetric \bump" transconductor. The remaining two use source deg...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE ESS Fundamentals Review
سال: 2013
ISSN: 1882-0875
DOI: 10.1587/essfr.7.30